



US007474144B2

(12) **United States Patent**
Baumgartner et al.

(10) **Patent No.:** **US 7,474,144 B2**
(45) **Date of Patent:** **Jan. 6, 2009**

(54) **RATIOED FEEDBACK BODY VOLTAGE BIAS GENERATOR**

6,759,875 B2 * 7/2004 Mano et al. 326/95
2006/0192611 A1 * 8/2006 Bonaccio et al. 327/543

(75) Inventors: **Steven J. Baumgartner**, Zumbro Falls, MN (US); **Patrick L. Rosno**, Rochester, MN (US); **Dana M. Woeste**, Mantorville, MN (US)

* cited by examiner

(73) Assignee: **International Business Machines Corporation**, Armonk, NY (US)

Primary Examiner—Lincoln Donovan
Assistant Examiner—Terry L Englund
(74) *Attorney, Agent, or Firm*—Bockhop & Associates LLC

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 66 days.

(57) **ABSTRACT**

(21) Appl. No.: **11/533,408**

A current mirror circuit includes a reference current source that generates a reference current, a reference transistor, a mirror transistor and a ratioed body bias feedback unit. The reference transistor has a first node that is coupled to the output of the reference current source, a gate that is coupled to the first node and a second node coupled to a common voltage. The mirror transistor has a gate coupled to the first node. The ratioed body bias feedback unit generates a body bias voltage coupled to the body of the reference transistor and the body of the mirror transistor. The ratioed body bias feedback unit is configured to adjust the body bias voltage in relationship to the common voltage so that the reference transistor and the mirror transistor each have a threshold voltage within a predefined range.

(22) Filed: **Sep. 20, 2006**

(65) **Prior Publication Data**

US 2008/0068072 A1 Mar. 20, 2008

(51) **Int. Cl.**
G05F 1/46 (2006.01)

(52) **U.S. Cl.** **327/543; 323/315**



(58) **Field of Classification Search** None
See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

6,670,655 B2 12/2003 Lukes et al.

3 Claims, 1 Drawing Sheet






FIG. 1




FIG. 2




FIG. 3

RATIOED FEEDBACK BODY VOLTAGE BIAS GENERATOR

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to electronic circuits and, more specifically, to a current mirror circuit.

2. Description of the Prior Art

In electronic semiconductors, silicon-on-insulator (SOI) structures are used for isolating complementary MOS (CMOS) transistors from a substrate. An SOI structure employs a layer of insulating material (such as a silicon dioxide layer) close to the surface of a silicon substrate, thereby isolating a layer of substrate silicon from the main substrate body below. A CMOS transistor can then be fabricated on the isolated substrate silicon layer above the insulating layer. Since the area for fabricating the CMOS transistor is isolated from the substrate main body, certain conventional latch-up paths will be excluded. For example, conventional latch-up paths such as "source terminal to the substrate" and "well region to the substrate" no longer exist due to the isolation provided by this insulating layer. SOI CMOS devices often operate at higher speeds than do bulk CMOS devices.

Many electronic circuits, such as digital logic circuits, employ silicon-on-insulator (SOI) technology. SOI technology can be used to increase integrated circuit speed while reducing power consumption. However, maintaining an acceptable body contact resistance in SOI field effect transistor (FET) devices can raise the device threshold voltage (V_{th}) in such devices. A raised device threshold voltage V_{th} can cause supply voltage headroom problems.

A current mirror is a circuit in which a reference current from a current source is replicated for use by other circuit elements. As shown in FIG. 1, existing current mirrors employ a reference transistor 12 to draw a reference current (i_{ref}) from a current source 10. There is typically a voltage drop (v_{ref}) across the current source 10, which gives rise to a reference voltage (v_{bias}) that is used to bias the gate of the reference transistor 12. The reference voltage is also used to bias the gates of subsequent transistors 14 that then draw a current corresponding to the current flowing through the reference transistor 12. Thus, each subsequent transistor 14 regulates the current flowing through a circuit load 16 so as to correspond to the reference current (i_{ref}).

A common problem in low supply voltage current mirror designs (e.g., designs embodied with SOI technology) is acquiring enough current source headroom. This necessitates the need to reduce the threshold voltage of the current source device and hence the gate-to-source voltage (V_{gs}) of the device for increased current source headroom. One method of accomplishing this is to tie the gate of the current mirror to its body. However, this often leads problems in avoiding excessive body forward biasing which results in increased body forward bias current and hence incorrect current mirroring. To ensure both adequate headroom and correct current mirroring, the mirror current should be mainly a function of V_{gs} and not of the resultant bipolar current of the device as the body bias and V_{ds} become large.

Therefore, there is a need for a low voltage current mirror device that maintains adequate current source headroom.

SUMMARY OF THE INVENTION

The disadvantages of the prior art are overcome by the present invention which, in one aspect, is a current mirror

circuit that includes a reference current source, a reference transistor, at least one mirror transistor and a ratioed body bias feedback unit. The reference current source has an output that generates a reference current. The reference transistor has a first node having a first node voltage that is coupled to the output of the reference current source, a gate that is coupled to the first node, a second node coupled to a common voltage and a body. Each mirror transistor has a gate coupled to the first node, a source, a drain and a body. The ratioed body bias feedback unit is responsive to the first node voltage and generates a body bias voltage coupled to the body of the reference transistor and the body of the mirror transistor. The ratioed body bias feedback unit is configured to adjust the body bias voltage in relationship to the common voltage so that the reference transistor and the mirror transistor each have a threshold voltage within a predefined range.

In another aspect, the invention is a ratioed body bias feedback unit for biasing bodies of transistors employed in a current mirror circuit that includes a reference transistor drawing a reference current and having a reference transistor gate and a reference transistor body, and at least one mirror transistor, having a mirror transistor body and a mirror transistor gate that is coupled to the reference transistor gate. The ratioed body bias feedback unit includes a gate bias input that is electrically coupled to the reference transistor gate and a feedback circuit that is responsive to the gate bias input. The feedback circuit generates a body bias voltage that biases the reference transistor body and the reference transistor body so that both the reference transistor and the mirror transistor each have a threshold voltage maintained within a predefined range.

In yet another aspect, the invention is a method of generating a ratioed body biasing voltage for biasing at least one reference transistor body in a current mirror circuit. The current mirror circuit is a circuit in which a reference voltage is applied to a gate of the reference transistor, having a reference transistor body, and to a gate of at least one mirror transistor, having a mirror transistor body, so as to replicate a reference current drawn by the reference transistor. In the method, the reference voltage is sensed and a body bias voltage is generated. The body bias voltage biases the reference transistor body and the mirror transistor body so as to maintain the reference transistor threshold voltage and the mirror transistor threshold voltage within a predetermined range.

These and other aspects of the invention will become apparent from the following description of the preferred embodiments taken in conjunction with the following drawings. As would be obvious to one skilled in the art, many variations and modifications of the invention may be effected without departing from the spirit and scope of the novel concepts of the disclosure.

BRIEF DESCRIPTION OF THE FIGURES OF THE DRAWINGS

FIG. 1 is a schematic diagram of a prior art current mirror.

FIG. 2 is a schematic diagram of a current mirror employing a body bias generator.

FIG. 3 is a schematic diagram a body bias generator.

DETAILED DESCRIPTION OF THE INVENTION

A preferred embodiment of the invention is now described in detail. Referring to the drawings, like numbers indicate like parts throughout the views. As used in the description herein and throughout the claims, the following terms take the meanings explicitly associated herein, unless the context clearly

3

dictates otherwise: the meaning of “a,” “an,” and “the” includes plural reference, the meaning of “in” includes “in” and “on.”

As shown in FIG. 2, one embodiment of a current mirror circuit **100** employs a reference transistor **12** to draw a reference current (i_{ref}) from a current source **10**. There is a voltage drop (V_{ref}) across the current source **10**. The reference voltage (n_{bias}) at the gate of the reference transistor **12** is used to bias the gates of subsequent transistors **14** (only one of which is shown in this example for the sake of clarity) that then draw a current corresponding to the current flowing through the reference transistor **12**. Each subsequent transistor **14** regulates the current flowing through a circuit load **16** so as to correspond to the reference current (i_{ref}).

A ratioed body bias feedback unit **110** is responsive to the reference voltage (n_{bias}) and generates a body bias voltage (b_{bias}) that is coupled to the body of the reference transistor **12** and the body of each mirror transistor **14**. The ratioed body bias feedback unit **110** is configured to adjust the body bias voltage in relationship to the common voltage (e.g., V_{gg} in the example shown) so that the reference transistor **12** and the mirror transistor **14** each have a threshold voltage within a predefined range. The ratioed body bias feedback unit **110** senses the reference voltage (n_{bias}) and generates a body bias voltage (b_{bias}) that biases the reference transistor **12** body and the mirror transistor **14** body so as to maintain the threshold voltage of the reference transistor **12** and each mirror transistor **14** within a predetermined range.

As shown in FIG. 3, one embodiment of the ratioed body bias feedback unit **110** electrically couples the gate bias input voltage (n_{bias}) at the source of the reference transistor **12** (shown in FIG. 2) to the gate of a first n-type transistor **114**. The first n-type transistor **114** has a drain coupled to a common voltage (V_{gg}), a source, a body, and a gate that is coupled to the gate of the reference transistor **12** (shown in FIG. 2). A first p-type transistor **112** has a source coupled to a voltage supply (V_{dd}), a drain coupled to the source of the first n-type transistor **114**, a body coupled to the voltage supply (V_{dd}) and a gate coupled to the source of the first n-type transistor **114**. A second n-type transistor **118** has a drain coupled to the common voltage (V_{gg}), a source coupled to the body of the first n-type transistor **114**, a body coupled to the body of the first n-type transistor **114** and a gate coupled to the body of the first n-type transistor **114**. A second p-type transistor **116** has a drain coupled to the body of the first n-type transistor **114**, a source coupled to the voltage supply (V_{dd}), a body coupled to the voltage supply (V_{dd}) and a gate coupled to the source of the first n-type transistor **114**.

In the embodiment shown, the first p-type transistor (also referred to as “PMIR”) **112** and the first n-type transistor (also referred to as “NHALFDI”) **114** each have a size selected so that the first n-type transistor **114** draws a current ($I_{ref}/2$) that is a first fraction (one-half in the embodiment shown) of the reference current (I_{ref} in FIG. 2). The second p-type transistor (also referred to as “PMIR4”) **116** and the second n-type transistor (also referred to as “NDUBDI”) **118** each have a size so that the second n-type transistor **118** draws a current

4

($I_{ref}/8$) that is a second fraction (one-eighth in the embodiment shown), less than the first fraction, of the reference current. Because the current drawn by the second n-type transistor **118** is a fraction of the current drawn by the first n-type transistor **114**, the ratioed body bias feedback unit **110** is inherently stable and the body bias voltage (b_{bias}) always closes on the reference voltage (n_{bias}). It should be noted that the relative proportions for the fractional currents given for ($I_{ref}/2$) and ($I_{ref}/8$) are exemplary only: other proportions could be used and still achieve workable results—so long as the second n-type transistor **118** is configured to draw a current that is a fraction of the current drawn by the first n-type transistor **114**, the body bias feedback unit **110** will be a stable feedback system.

The above described embodiments, while including the preferred embodiment and the best mode of the invention known to the inventor at the time of filing, are given as illustrative examples only. It will be readily appreciated that many deviations may be made from the specific embodiments disclosed in this specification without departing from the spirit and scope of the invention. Accordingly, the scope of the invention is to be determined by the claims below rather than being limited to the specifically described embodiments above.

What is claimed is:

1. A method of generating a ratioed body biasing voltage for biasing at least one reference transistor body in a mirror circuit, in which a reference voltage is applied to a gate of the reference transistor, having a reference transistor body, and to a gate of at least one mirror transistor, having a mirror transistor body, so as to replicate a reference current drawn by the reference transistor, the method comprising the steps of:
 - a. sensing the reference voltage; and
 - b. generating a body bias voltage that biases the reference transistor body and the at least one mirror transistor body so as to maintain the reference transistor threshold voltage and the at least one mirror transistor threshold voltage within a predetermined range, wherein the step of generating a body bias voltage includes the steps of:
 - i. employing the reference voltage to a gate of a first transistor that draws a first current corresponding to a first fraction of the reference current; and
 - ii. employing a gate voltage of a second transistor that draws a second current corresponding to a second fraction, less than the first fraction, of the reference current, as the body bias voltage.
2. The method claim 1, further comprising the step of regulating the first current corresponding to the first fraction of the reference current with the first transistor having a size that limits the first fraction to one-half of the reference current.
3. The method claim 1, further comprising the step of regulating the second current corresponding to the second fraction of the reference current with a transistor having a size that limits the second fraction to one-eighth of the reference current.

* * * * *